

PATENT COOPERATION TREATY

From the INTERNATIONAL SEARCHING AUTHORITY		rappo.			
To:			PCT PCT		
			RITTEN OPINION OF THE IONAL SEARCHING AUTHORITY		
			(PCT Rule 43bis.1)		
		Date of mailing (day/month/year)			
Applicant's or agent's file reference		FOR FURTHER A	ACTION		
SK05PCT00014			See paragraph 2 below		
International application No. PCT/JP2005/005371	International filing date ('day/month/year)	Priority date (day/month/year) 06.04.2004		
International Patent Classification (IPC) or both	L		00.04.2004		
1. This opinion contains indications relat	ting to the following items	5:			
Box No. I Basis of the opinion					
Box No. II Priority					
		regard to novelty, inventive step and industrial applicability			
Box No. V Reasoned st	ty of invention atement under Rule 43bis. y; citations and explanation		novelty, inventive step or industrial ement		
Box No. VI Certain docu	uments cited				
Box No. VII Certain defe	ects in the international app				
Box No. VIII Certain obse	ervations on the internation				
2. FURTHER ACTION If a demand for international preliminary examination is made, this opinion will be considered to be a written opinion of International Preliminary Examining Authority ("IPEA") except that this does not apply where the applicant chooses an Authority of than this one to be the IPEA and the chosen IPEA has notified the International Bureau under Rule 66.1bis(b) that written opinion this International Searching Authority will not be so considered. If this opinion is, as provided above, considered to be a written opinion of the IPEA, the applicant is invited to submit to the IPE written reply together, where appropriate, with amendments, before the expiration of 3 months from the date of mailing of F PCT/ISA/220 or before the expiration of 22 months from the priority date, whichever expires later. For further options, see Form PCT/ISA/220.					
3. For further details, see notes to Form	PCT/ISA/220.				
Name and mailing address of the ISA/JP		Authorized officer			
Facsimile No.		Telephone No.			

International application No.

PCT/JP2005/005371

Box	Box No. 1 Basis of this opinion	
1.	 With regard to the language, this opinion has been established on the basis of the inter filed, unless otherwise indicated under this item. 	national application in the language in which it was
	This opinion has been established on the basis of a translation from the original la , which is the language of a translation furni	nguage into the following language shed for the purposes of international search (under
	Rule 12.3 and 23.1(b)).	
2.	 With regard to any nucleotide and/or amino acid sequence disclosed in the inter invention, this opinion has been established on the basis of: 	national application and necessary to the claimed
	a. type of material	
	a sequence listing	
	table(s) related to the sequence listing	
	b. format of material	
	in written format	
	in computer readable form	
	c. time of filing/furnishing	
	contained in the international application as filed.	
	filed together with the international application in computer readable form.	
	furnished subsequently to this Authority for the purposes of search.	
3.	In addition, in the case that more than one version or copy of a sequence listing furnished, the required statements that the information in the subsequent or additing filed or does not go beyond the application as filed, as appropriate, were furnished.	ional copies is identical to that in the application as
4.	4. Additional comments:	
ĺ		

International application No.
PCT/JP2005/005371

Box		ment under Rule 43bis.1(a)(i) with regard to novelty, inventive step or industrial applic	cability;		
citations and explanations supporting such statement					
1.	Statement				
	Novelty (N)	Claims 1-9			
		Claims	NO		
	Inventive step (IS)	Claims	YES		
		Claims 1-9	NO		
	Industrial applicability (IA	a) _{Claims} 1-9	YES		
	approaching (Li	Claims 1-9 Claims			
L					
2.	Citations and explanations:				
	IEE	ENTIS et al. "Efficient algorithms for Volterra system identifi E Transactions on Signal Processing, Beikoku, IEEE, publish rember 1999, Vol. 47, Issue 11, pp. 3042-3057			
	Document 2: JP 2 200	2001-525101 A (Koninklijke Philips Electronics N. V.), 04 De 1, page 4, lines 9-25, Fig. 1 & US 6600794 B1 & WO 1999/0	ecember)41839 A1		
		MATHEWS, V. J. "Adaptive polynomial filters", Signal Processing Magazine, Beikoku, IEEE, published in July 1991, Vol. 8, Issue 3, pp. 10-26			

International application No.

PCT/JP2005/005371

Box No. VIII Certain observations on the international application The following observations on the clarity of the claims, description, and drawings or on the question whether the claims are fully supported by the description, are made: Table 2 of Par. No. 0005 of the specification describes that "the multiplication factor of the secondary term of formula (13)" is 2, 4, ..., 30 with respect to $M_2 = 1, 2, ... 15$, but why the "the multiplication factor of the secondary term of formula (13)" is 2, 4, ..., 30 is unclear. (Par. No. 0005 of the specification describes that there are 27 "multipliers of the secondary filter portion" in the case of $M_2 = 6$, but this does not match the description of table 2 and is unclear).

International application No.
PCT/JP2005/005371

Supplemental Box

In case the space in any of the preceding boxes is not sufficient. Continuation of: $\mbox{V.2}$

Claims 1-4

Document 1 cited in the IRS describes that a secondary filter realizing a secondary term of secondary Volterra filter of a signal processing device using a secondary Volterra filter comprises n (n is integer of 1 or more) multiplication means ("the primary signals") for multiplying the first input signals and second input signals, wherein the k-th multiplication means (k is an integer satisfying the condition: $1 \le k \le n$) uses as the second signal a signal obtained by delaying the first signals by a unit time multiplied by a factor of (k-1) (see page 3042, right column, lines 16-27, page 3044, right column, line 21 to page 3045, right column, line 14, and Fig. 2), the output of the multiplication means is delayed (see page 3044, right column, line 21 to page 3045, right column, page 14 and Fig. 1), delay means are provided that are connected in at least one row connected to the output of multiplication means when the signal outputted form the multiplication means is delayed (see Fig. 2), and a Volterra filter is realized by multiplying the output of the multiplication means and the output of the delay means by coefficients and adding up the outputs obtained.

Furthermore, using a signal processing device employing a secondary Volterra filter as an equalizer for equalizing the input signals as described in document 2 cited in the IRS represents well-known art.

Therefore, configuring a secondary filter for realizing a secondary term of a secondary Volterra filter in a signal processing device using a secondary Volterra filter described in document 1 from a multiplication means for multiplying a first signal and a second signal obtained by delaying the first signal by a unit time multiplied by a factor of (k-1), delay means that are connected in at least one row connected to the output of multiplication means, a factor multiplication means for multiplying the signal outputted from the multiplication means and the signal outputted from each delay means by a predetermined factor, and an addition means for adding up the outputs of the factor multiplication means, and also employing a secondary Volterra filter as an equalizer for equalizing the input signals could have easily been conceived by a person skilled in the art.

Claims 5-7, 9

As described in document 3 (see page 11, right column, line 35 to page 13, left column, line 16 and Fig. 16) cited in the ISR, configuring a secondary Volterra filter from a primary filter for linear equalization of inputted signals, a secondary filter for non-linear equalization of inputted signals, and signal addition means for adding up the signal outputted form the primary filter and the signal outputted from the secondary filter represents the commonly performed art.

Furthermore, document 2 also describes that a signal decoding circuit is configured by providing an optimum decoding means for optimum decoding of the equalizer output.

Claim 8

As described in document 3 (see page 13, left column, line 16 to page 13, right column, line 45 and Fig. 3), providing an error detection means for detecting the difference between a target signal and a signal in each discrete time of the Volterra filter and updating the coefficient of the Volterra filter for each discrete time based on the error detected with the error detection means, represent well-known art.